Plan the verification of complex digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios. Identify and write all types of coverage measures for stimulus and corner cases. Debug tests with design engineers to deliver functionally correct design blocks. Close coverage measures to identify verification holes and to show progress towards tape-out. Create a constrained-random verification environment using SystemVerilog and UVM.
Job description provided by Google.
View the original posting
