Google Technology/Software

Senior Design Verification Engineer

Bengaluru, India In person Full-time

Define comprehensive verification strategies, test architectures, and detailed test plans covering full chip, subsystem, and block levels. Architect scalable SystemVerilog and Universal Verification Methodology (UVM) verification environments with constrained-random stimulus generation, protocol checkers, and automated scoreboards. Establish bit-accurate reference models using C/C++ integrated via Direct Programming Interface (DPI)-C to verify complex pixel-processing algorithms and video pipelines dynamically.

Formulate metric-motivated verification methodologies, tracking functional coverage, code coverage (e.g., line, branch, toggle, expression), and assertion density. Verify high-speed protocol interfaces and link layers against industry standards, including packetization, link training, error management, and recovery mechanisms.

Job description provided by Google.
View the original posting