SystemVerilog and UVM verification
Prepare an example of a functional verification testbench you built with SystemVerilog and UVM, including coverage results.
The ASIC Design Verification Engineer role requires hands-on experience verifying complex SoCs with SystemVerilog and UVM.
Source posting