Lead Physical Design Engineer

• Location: Pune
• We are seeking a highly skilled and experienced Synthesis & STA Engineer with ~10 years relevant experience.
• This role involves leading and executing RTL Synthesis & Static Timing Analysis (STA) for complex SoC designs of next-generation semiconductor products.

Job Responsibilities

• Lead and perform RTL Synthesis & comprehensive Static Timing Analysis (STA) at the block, sub-system, and SoC levels for cutting-edge semiconductor designs.
• Develop, integrate, and maintain timing constraints (SDC) for various design hierarchies, ensuring accuracy and coverage.
• Identify, debug, and resolve complex timing violations, including setup, hold, and other advanced timing checks (e.g., OCV, AOCV, EMIR, X-talk).
• Collaborate closely with design, DFT, physical design, and verification teams to ensure timing closure and meet project deadlines.
• Develop and implement efficient STA methodologies, flows, and scripts to improve productivity and turnaround time.
• Perform timing sign-off activities and generate comprehensive timing reports for internal and external reviews.
• Mentor and provide technical guidance to junior engineers, fostering a culture of continuous learning and improvement.
• Stay updated with industry trends, best practices, and new technologies in STA and physical design.

More information about NXP in India...

#LI-7013