Design for test techniques
Review scan insertion, ATPG, memory BIST, and boundary scan, then practice explaining how each improves chip testability.
The Design for Test Engineer posting centers on implementing scan insertion, compression, ATPG, memory BIST, and related DFT logic.
Source posting