CPU power-management design
Sketch a power-management state machine for a CPU subsystem. Explain retention, power-up and power-down sequencing, and how you would handle voltage and frequency changes.
The CPU power-management role calls for PMU design, retention and sequencing knowledge, and dynamic voltage and frequency scaling expertise.
Source posting