Develop DFT strategy and architecture (e.g., hierarchical DFT, DFT for high-speed I/Os, Analog DFT). Develop and drive die-level DFT validation strategy, complete all Test Design Rule Checks (TDRC), and execute design changes to fix TDRC violations to achieve high test quality. Insert DFT logic, boundary scan, scan chains, DFT Compression, Logic BIST, TAP controller, Clock Control block, and other DFT IP blocks. Document DFT architecture, test sequences, and boot-up sequences associated with test pins. Generate and deliver production and debug patterns to the post-silicon engineering team, and run diagnosis for post-silicon support.
Job description provided by Google.
View the original posting
