Senior System Level Verification Engineer
The current posting asks for:
7 years of DV or validation experience, and 5 years of system Level verification experience using C
Has worked through complete project cycle of an SOC ASIC chip
Thorough understanding of CPU and its debug architecture, as well as SOC system architecture
Read the employer’s full posting · Posted 2026-10-12
