FPGA verification
Design a small RTL module and a test bench. Document interfaces, functional criteria, timing constraints, and how you would investigate a failed simulation or timing report.
The FPGA work includes interface definition, test planning, and evaluation of timing and resource use.
Source posting