Work on their own to create and review Compute subsystem's design microarchitecture specifications. Develop SystemVerilog RTL to implement logic for ASIC products according to established coding and quality guidelines. Work with design validation (DV) teams to create testplans to verify, and debug design RTL. Work with physical design teams to ensure design meets physical requirements and timing closure.
Job description provided by Google.
View the original posting