Principal Engineer, PHY/MAC Design (P)
The current posting asks for:
Experience in ASIC development and/or FPGA prototyping
Experience in RTL design using Verilog, SystemVerilog
Experience in WiFi Physical Layer, or other Physical layer such as Cellular
Read the employer’s full posting · Posted 2026-10-01
